Hi,
The Communications Toolbox Support Package for Xilinx Zynq-Based Radio uses a default operating system image, which is written to the SD card during the Hardware Setup process.
My question is: where can I find the HDL Coder (or Vivado) project that generates the same FPGA bitstream (system.bit) used in this default Linux image?
More specifically, I am looking for a MATLAB/HDL-based reference project that produces exactly the same bitstream as the one included in the prebuilt Linux image provided by the support package, and then I can program my target with that.
Is this reference HDL project available to users?
If not, is there documentation describing how the default bitstream was generated and how to reproduce it?
Thank you.Hi,
The Communications Toolbox Support Package for Xilinx Zynq-Based Radio uses a default operating system image, which is written to the SD card during the Hardware Setup process.
My question is: where can I find the HDL Coder (or Vivado) project that generates the same FPGA bitstream (system.bit) used in this default Linux image?
More specifically, I am looking for a MATLAB/HDL-based reference project that produces exactly the same bitstream as the one included in the prebuilt Linux image provided by the support package, and then I can program my target with that.
Is this reference HDL project available to users?
If not, is there documentation describing how the default bitstream was generated and how to reproduce it?
Thank you. Hi,
The Communications Toolbox Support Package for Xilinx Zynq-Based Radio uses a default operating system image, which is written to the SD card during the Hardware Setup process.
My question is: where can I find the HDL Coder (or Vivado) project that generates the same FPGA bitstream (system.bit) used in this default Linux image?
More specifically, I am looking for a MATLAB/HDL-based reference project that produces exactly the same bitstream as the one included in the prebuilt Linux image provided by the support package, and then I can program my target with that.
Is this reference HDL project available to users?
If not, is there documentation describing how the default bitstream was generated and how to reproduce it?
Thank you. hdl coder, zcu102, xilinx based readio, fcomms2 MATLAB Answers — New Questions

​