I am implementing Average Current Mode Control for a Buck converter. According to control theory, the voltage loop (outer loop) is typically designed to be 5–10 times slower than the current loop (inner loop) to ensure stability and proper decoupling.
However, in my current simulation setup, the ADC for both voltage and current is triggered at the same time. Does this imply that the execution frequency (sampling rate) of both control loops must be identical?
How can I implement a slower voltage loop while maintaining the same ADC sampling frequency for both signals in Simulink/Embedded C? Any insights on whether this ‘simultaneous sampling’ contradicts the principle of having a slower outer loop would be greatly appreciatedI am implementing Average Current Mode Control for a Buck converter. According to control theory, the voltage loop (outer loop) is typically designed to be 5–10 times slower than the current loop (inner loop) to ensure stability and proper decoupling.
However, in my current simulation setup, the ADC for both voltage and current is triggered at the same time. Does this imply that the execution frequency (sampling rate) of both control loops must be identical?
How can I implement a slower voltage loop while maintaining the same ADC sampling frequency for both signals in Simulink/Embedded C? Any insights on whether this ‘simultaneous sampling’ contradicts the principle of having a slower outer loop would be greatly appreciated I am implementing Average Current Mode Control for a Buck converter. According to control theory, the voltage loop (outer loop) is typically designed to be 5–10 times slower than the current loop (inner loop) to ensure stability and proper decoupling.
However, in my current simulation setup, the ADC for both voltage and current is triggered at the same time. Does this imply that the execution frequency (sampling rate) of both control loops must be identical?
How can I implement a slower voltage loop while maintaining the same ADC sampling frequency for both signals in Simulink/Embedded C? Any insights on whether this ‘simultaneous sampling’ contradicts the principle of having a slower outer loop would be greatly appreciated average current mode, cascaded control MATLAB Answers — New Questions

​