I have built a fixed point PID controller in simulink and could generate the code using hdl coder for programming FPGA. The generated verilog code has additional inputs such as clock, clock enable. During simulation, I fixed the sample time of the discrete models to .01 seconds. I am unable to understand the difference between the input clock and the sample time. Could you please clarify? (btw My FPGA recieves external clock of 50MHz)I have built a fixed point PID controller in simulink and could generate the code using hdl coder for programming FPGA. The generated verilog code has additional inputs such as clock, clock enable. During simulation, I fixed the sample time of the discrete models to .01 seconds. I am unable to understand the difference between the input clock and the sample time. Could you please clarify? (btw My FPGA recieves external clock of 50MHz) I have built a fixed point PID controller in simulink and could generate the code using hdl coder for programming FPGA. The generated verilog code has additional inputs such as clock, clock enable. During simulation, I fixed the sample time of the discrete models to .01 seconds. I am unable to understand the difference between the input clock and the sample time. Could you please clarify? (btw My FPGA recieves external clock of 50MHz) pid MATLAB Answers — New Questions

​